A Hermetic Advanced Packaging Solution for Optical Devices Using a Glass-Capping Technology on Wafer-Level  by Maus, S. et al.
Proceedings of the Eurosensors XXIII conference
A Hermetic Advanced Packaging Solution for Optical Devices 
Using a Glass-Capping Technology on Wafer-Level
S. Mausa, U. Hansena, J. Leiba, M. Töpperb
a) MSG Lithoglas AG, Gustav-Meyer-Allee 25, 13355 Berlin, Germany
b) Fraunhofer IZM, Gustav-Meyer-Allee 25, 13355 Berlin, Germany
Abstract
The wafer-level packaging (WLP) process invented allows hermetic capping of optical devices on wafer-level yielding miniatur-
ized glass cavity windows on top of the optical area, at the same time leaving the contact area accessible for standard electrical 
connections i.e. wire bond. These smaller chip-size optical cavity packages are used within standard chip-on-board (COB) assem-
blies for high performance optical applications providing high yields and utmost reliability.
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1. Wafer-Level Capping of Optical and MEMS Devices
Wafer level packaging of optical devices is becoming more and more mainstream [1]. Beside the overall deciding 
advantage of costs per die and system yield, performance and reliability targets can be matched today for a more 
broad range of applications.
In this paper we will disclose the general manufacturing process for capping of a device on wafer level using a 
microstructured cap wafer for quasi-hermetic sealing of optical areas. The process yields the uniqueness to bond the 
caps only on top of the selected areas leaving the excluded areas open for i.e. wire bond. This provides an ideal com-
promise between WLP and classical COB with the advantage that sensitive optical structures are selectively sealed 
on wafer-level in a very early stage significantly reducing yield loss due to particle contamination esp. well-known 
from image sensor modules [2]. Furthermore, the proposed process provides an increased flexibility for assembly in 
order to bring costs down.
Depending on the method of micro structuring of the cap wafer, the individual caps may provide a cavity for the 
encapsulated devices. These cavities being obvious and well-known for MEMS are also required for optical applica-
tions like MOEMS or image sensors – e.g. if these have micro lenses on the optical area of a camera chip. However, 
for optical chips the cavity, the glass cap and their relevant surfaces in particular, are contributing to the overall op-
tical performance of the device. Therefore their tolerances and quality have to meet stringent optical requirements.
As an example the wafer level package of miniaturized photodiodes used for high density optical storage (Fig. 1) 
is discussed, demanding special attention on advanced optical performance, UV stability and high reliability. Since 
intensive blue laser light (405 nm) is used, a glass window package is considered to perfectly meet the needs for 
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long term stability and performance. Having the devices protected very early in the assembly process, COB as-
sembly including wire-bonding and molding can be performed on standard equipment in a cost competitive environ-
ment with high component yields being achieved. Beside significantly lower overall costs, the wafer level capping 
process does offer low profile and small dimensions of the final package – outperforming other approaches.
Fig. 1. (a) Smaller chip size glass cavity window on product wafer; (b) Typical bonded glass cavity window. A 10 µm high  
glass rim on the cover glass acts as the bond frame forming an optical cavity over the functional area of the device.
The Wafer-Level Capping process comprises of three major processing steps:
a) Production of a cap-wafer with cavities of superb optical performance and a hermetic bond frame structure
b) Wafer-level bonding process of said cap-wafer to the device wafer
c) Singulation of the individual capped devices
After the singulation the devices can undergo a standard COB assembly in a low-cost environment.
2. Additive Microstructuring of Glass Cap Wafer – Lithoglas process
An advanced, additive microstructuring process of glass (Lithoglas™ process) is used to fabricate a “glass-only” 
cap wafer providing utmost optical performance at a very low level of defects. The novel deposition and microstruc-
turing of glass allows the formation of thin films of dense, chemically inert borosilicate glass on a broad range of 
substrates at substrate temperatures below 100 °C. The use of Lithoglas microstructured thin-film glass as passiva-
tion and functional layer and its unique advantages is described elsewhere [3]. In this paper we focus on use of 
Lithoglas as bond frame.
glass frame
adhesive
Fig. 2. (a) Typical glass cavity window after dicing bonded to a dummy wafer. A 10 µm high glass rim acts as the bond frame, 
on which the amount of bond adhesive as well as its bleeding during the bonding process must be well controlled; (b) Cross-Cut 
though the bond interface revealing the thin adhesive bond line of the µCapping process and its well controlled glue bleeding.
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3. Gain of Performance, Yield and Reliability using Lithoglas™ Wafer Level Capping Process 
The use of the microstructured glass as bond frames provides a solid and dense embodiment of a cavity. The rigid 
frame guaranties a well defined height of the cavity throughout processing as well as in the final product and can be 
controlled at limits less than 1 µm – especially important for critical z-tolerances in optical path design. Further-
more, the dense frame acts as an efficient diffusion barrier for humidity and has – being a bulk glass frame – an ex-
tremely small  moisture uptake.  In  combination with the thin bond line – typically in the range of 0.5 µm – it 
provides a quasi-hermetic cavity. (Fig. 2). The final product passes JEDEC MSL Level 1.
Potential failure modes of the bonded glass caps have been analyzed for various treatments by systematic shear 
tests experiments (Fig. 3a). The shear modes show stable and repeatable behavior of the package identifying the ad-
hesive to be the weakest link in the product – as expected. The shear tests were performed on semi-product level 
(without molding process) for two types of cavity designs (type C and D) with geometric dimensions similar to the 
example given in figure 2. The outline of the cavity was 970 x 1730 µm² with a bond frame width of 100 µm result-
ing in a bond area of 0.52 mm². The shear experiments were executed after various pretreatments defined as follows:
Exp a) directly after the wafer capping process (no pretreatment),
Exp b) after a precondition step acc. to JEDEC MSL 1 plus a simulation of the molding process (200 °C, 1 h) 
Exp c) temperature humidity storage test (THS: +85 °C, 85 %, 168 h) and
Exp d) temperature cycling test (TCT: -55 °C, +125 °C, 200 cycles). 
The glass cavity caps show excellent shear strength as shown in the table of Fig 3b
• After bonding (Exp a) the shear forces amounts to typically 25 N resp. a bond strength close to 50 N/mm².
• After the preconditioning step (Exp b) the shear strength peaks above 70 N/mm² resp. 37 N. The increase is at-
tributed to a further cure of the adhesive during the precondition bake.
• After THS (Exp b+c) the bond strength drops to 42 N/mm² resp. 22 N – still being well above the specification 
limit of 10 N. The humidity especially effects the adhesive at the outer edge of the bond frame.
• After TCT (Exp b+d) the drop in bond strength is less significant. It remains at 55 N/mm² (shear force of 28 N).
Summarizing both, the evaluation of the shear modes as well as the shear strength results, it appears, that the 
most common failure mode is peeling of the adhesive from the glass interface of the bond frame. This mode is 
especially dominant directly after bonding (Exp a) with the adhesive partially cured. With increased shear strength 
after preconditioning both the adhesion to the glass as well as the strength of the adhesive itself increases. The share 
of shear mode “Within Adhesive” is increasing, which indicates that the bulk material properties of the adhesive 
itself contribute to the failure to a greater extent. The shear strength values achieved are close to the tensile strength 
of bulk polymers, which are known to be typically between 30 and 80 N/mm² [4, 5].
Mean std. dev. rel. dev.
[N/mm²] [N/mm²]
Exp a Type C 47.4 6.5 13.6%
"after bond" Type D 49.3 8.1 16.5%
Exp b Type C 72.4 2.0 2.8%
"after precon" Type D 72.9 0.7 0.9%
Exp b + c Type C 42.2 0.9 2.2%
"after THS" Type D 42.3 4.4 10.3%
Exp b + d Type C 62.9 18.7 29.7%
"after TCT" Type D 54.1 22.5 41.6%
Shear Strength of Cavity Glass Cap
Fig. 3. (a) Failure modes in shear testing the glass cavity: Investigated shear failure modes after THS and TCT are described on 
the x-axis; (b) Shear strength of glass cavity after pretreatment: Type C and D corresponds to two differing cavity designs.
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The strong shear strength of the glass cap and the relatively small standard deviation of the shear test results sup-
ports the suggestion, that the Lithoglas Wafer-Level Capping process is stable and reproducible allowing high yield 
in mass production. As of today the average wafer capping yield is in the high nineties, whereas on champion wafers 
100 % yield can be achieved.
4. Lithoglas µCap used in Chip-On-Board Packaging 
Fig. 4 (a) Wafer-level capped chips used in standard Chip-on-Board assembly; (b) Final COB devices after molding.
After the capping of the devices on wafer level, the individual chips can be assembled in conventional ways with 
only minor modifications  to  the standard  processes  e.g.  yielding COB components.  Since the  devices  are  pre-
packaged, the subsequent assembly steps can be performed in a cost effective, high through-put setup significantly 
reducing the requirements for clean room facilities and in-line inspection efforts even for image sensors and other 
optical applications.
The final components achieve superior performance and reliability, e.g.:
• There is no adhesive layer in optical path, which might cause changes in optical characteristics due to degrada-
tion of polymer under intensive illumination or due to delamination of the polymer layer.
• The optical window is precisely positioned with tight control on x, y, z as well as tilt and rotation. The tight toler-
ances are proven on production level and even apply to very small windows such as 750 x 750 µm size or smal-
ler, which are difficult to handle otherwise.
• The outstanding control on glue bleeding and the small minimal width of the bond frames (typ. 100 µm) allows 
for advanced, miniaturized design.
• The bond interface of the Lithoglas µCap is robust and positioned in the inner of the package, being additionally 
sealed and protected by the COB molding material. 
The package shown in figure 4b is used for optical pick-up for a 405 nm application achieving high yields greater 
than 95% for the wafer capping process and passing JEDEC Level 1 as molded COB component.
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